Vidwan-ID : 228428



  • Prof Abhijit Rameshwar Asati

  • Professor
  • Birla Institute of Technology and Science, Pilani
Publications 2008 - 2023

Publications

  • 45
    Journal Articles
  • 3
    Book Chapter
  • 1
    Book
  • 29
    Conference
    Proceedings
  • 1
    Retracted
  • 3
    Projects
  • 6
  • 1
  • 51

Citations / H-Index

233 Citations
9 h-index
176 Citations

Altmetrics

2
8
2
9
2

Google Scholar

Co-author Network


Expertise

Electrical and Electronic Engineering

(a)VLSI design, Micro/ Nano electronics, VLSI test, CAD for VLSI (b) Embedded system design, high level synthesis (c) Hardware development for image processing applications (d) Artificial intelligence and machine learning applications (e) Artificial intelligence and machine learning hardware design etc. (f) Cryptography

Personal Information

Prof Abhijit Rameshwar Asati

Male
Birla Institute of Technology and Science, Pilani Birla Institute of Technology and Science, Pilani, Vidya Vihar
Pilani, Rajasthan, India - 333031


Experience

  • Professor

    Department of Electrical and Electronics engineering

    Birla Institute of Technology and Science, Pilani


Qualification

  • Ph.D

    Birla Institute of Technology and Science, Pilani


Honours and Awards

2018

Senior member IEEE

IEEE

2010

Biography Published

Who's Who

2002

project completion award

Intel

2018

Senior member IEEE

IEEE

2010

Biography Published

Who's Who

2002

project completion award

Intel

Read Less

Doctoral Theses Guided

2022

Methodologies for Area, Speed, and Power Optimizations in High-Level Synthesis for Diverse Applications

Prateek Sikka, BITS Pilani

2018

Design Exploration of Low Power Arithmetic and SRAM Circuits using Subthreshold Design Technique

Priya Gupta , Birla Institute of Technology and Science Pilani

2017

Iris Localization in Iris Recognition System: Algorithms and Hardware Implementation

Vineet Kumar, Birla Institute of Technology and Science Pilani

Read More
2022

Methodologies for Area, Speed, and Power Optimizations in High-Level Synthesis for Diverse Applications

Prateek Sikka, BITS Pilani

2018

Design Exploration of Low Power Arithmetic and SRAM Circuits using Subthreshold Design Technique

Priya Gupta , Birla Institute of Technology and Science Pilani

2017

Iris Localization in Iris Recognition System: Algorithms and Hardware Implementation

Vineet Kumar, Birla Institute of Technology and Science Pilani

2017

Framework for Translation of C/C++ Applications on Reconfigurable Computing Systems

Ashish Mishra, Birla Institute of Technology and Science Pilani

Read Less

Membership In Committees

2018

IEEE

Senior Member

2015

IEEE

Memebr

2014

IETE

Life Member

Read More
2018

IEEE

Senior Member

2015

IEEE

Memebr

2014

IETE

Life Member

2014

Institution of Engineers India

Life Member

2012

'Metrology Society of India

Life Member

Read Less

Research Projects

Convolutional neural networks and their Hardware Implementation for Improved Performance.

Funding Agency : DST

RTL to GSDII flow and DFT implementation

Funding Agency : Cypress Semiconductor Ltd. Bangalore

Unsigned binary division circuit using non-restoring division method

Funding Agency : Intel

Convolutional neural networks and their Hardware Implementation for Improved Performance.

Funding Agency : DST

RTL to GSDII flow and DFT implementation

Funding Agency : Cypress Semiconductor Ltd. Bangalore

Unsigned binary division circuit using non-restoring division method

Funding Agency : Intel

Read Less

Patents



Read Less